

Digital Lock-In Amplifier

Design and Implementation using STM32H743

Muthyala Koushik – EE24BTECH11044
Geedi Harshavardhan – EE24BTECH11025
Aslin Garvasis – EE24BTECH11008

March 10, 2026

Motivation

- Many scientific experiments require detection of extremely weak signals.
- These signals are often buried in large noise sources.
- Conventional instruments struggle to isolate such signals.
- Lock-in amplifiers enable extraction of signals at a specific frequency.
- Commercial lock-in amplifiers are expensive.

Project Goal

- Design a low-cost digital lock-in amplifier.
- Implement synchronous detection using STM32.
- Develop a custom mixed-signal PCB.

What is a Lock-In Amplifier

- A lock-in amplifier extracts signals at a specific frequency.
- It rejects noise outside the reference frequency.
- Uses synchronous detection technique.
- Enables measurement of signals smaller than the noise level.

Applications:

- Optical sensing
- Magnetic measurements
- Biomedical instrumentation
- Precision laboratory experiments

Principle of Lock-In Detection


- Input signal contains both desired signal and noise.
- Signal is multiplied with a reference waveform.
- Desired signal shifts to DC after multiplication.
- Low-pass filtering removes unwanted components.

$$V_{sig} = A_{sig} \cos(\omega t + \theta)$$

$$V_{ref} = A_{ref} \cos(\omega t)$$

$$Output = \frac{A_{sig} A_{ref}}{2} \cos(\theta)$$

Reference Design: OpenLockin




Our Design Improvements

- Replace Teensy controller with STM32H743 microcontroller.
- STM32 operates at **480 MHz**.
- Integrated ADC simplifies signal acquisition.
- Custom mixed-signal PCB design.
- Improved analog front-end using instrumentation amplifier.

Advantages:

- Higher computational performance
- Integrated DSP capability
- Scalable system architecture

System Block Diagram



Signal processing flow:

- Signal input through BNC connector
- Analog signal conditioning
- ADC sampling using STM32
- Digital lock-in algorithm
- Output signal generation

Signal Flow in the System

- ① Signal enters through BNC input connector.
- ② Instrumentation amplifier increases signal amplitude.
- ③ Offset added using REF pin (1.65V midpoint).
- ④ RC anti-alias filter suppresses high-frequency noise.
- ⑤ STM32 ADC samples the signal.
- ⑥ Digital lock-in algorithm extracts amplitude and phase.

Instrumentation amplifier used:

INA826

- Amplifies weak input signals before ADC sampling.
- Gain selectable from $\times 10$ to $\times 1000$.
- High common-mode rejection ratio.
- Low-noise performance.

Additional features:

- Input protection using Schottky diodes.
- REF pin used to shift signal to mid-supply.
- RC anti-alias filter before ADC.

STM32H743 Microcontroller

- ARM Cortex-M7 processor
- Operating frequency up to 480 MHz
- High-speed ADC for signal acquisition
- DMA support for efficient data transfer
- Hardware timers for precise synchronization

Responsibilities:

- Signal acquisition
- Reference waveform generation
- Digital demodulation
- Communication with host system

Digital Lock-In Algorithm

Processing steps implemented in firmware:

- ① Generate sine and cosine reference signals.
- ② Sample input signal using ADC.
- ③ Multiply signal with reference signals.
- ④ Apply digital low-pass filtering.
- ⑤ Compute amplitude and phase.

$$R = \sqrt{I^2 + Q^2}$$

$$\theta = \tan^{-1} \left(\frac{Q}{I} \right)$$

Low-noise power design is essential for accurate measurements.

- USB powered system (5V input).
- Low-noise LDO regulator generates 3.3V rail.
- Ferrite bead isolation between analog and digital supplies.
- Separate AGND and DGND domains.
- Star-ground connection near MCU.

4-layer PCB used for mixed-signal design.

- Layer 1: Top signal layer and components
- Layer 2: Continuous ground plane
- Layer 3: Power plane (3.3V)
- Layer 4: Bottom routing layer


Advantages:

- Low ground impedance
- Reduced EMI
- Improved ADC performance


Key layout features:

- Instrumentation amplifier placed close to BNC input
- Short analog signal paths
- Continuous ground plane
- Proper decoupling capacitors near MCU
- Separation of analog and digital sections
- Controlled impedance routing for USB

Schematic



PCB Layout



Expected Performance

- Frequency range: 10 Hz – 50 kHz
- Gain range: $\times 10$ – $\times 1000$
- ADC resolution: 12-bit
- Sampling rate: up to 1 MSPS
- Detection of microvolt-level signals
- USB-powered portable system

Future Work

- PCB fabrication and assembly
- Hardware validation and calibration
- Noise floor characterization
- Advanced digital filtering techniques
- PC interface for data visualization

Conclusion

- Designed a digital lock-in amplifier architecture.
- Integrated analog signal conditioning with STM32 DSP.
- Developed a custom mixed-signal PCB.
- Provides a low-cost alternative to commercial lock-in amplifiers.

Thank You